


## N-Channel Enhancement Mode Field Effect Transistor



PDFN5060-8L

### Product Summary

- $V_{DS}$  100V
- $I_D$  233A
- $R_{DS(ON)}$ ( at  $V_{GS}=10V$ )  $<3.3m\Omega$
- $R_{DS(ON)}$ ( at  $V_{GS}=4.5V$ )  $<5m\Omega$
- 100% EAS Tested
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

### Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor

### Limiting Values

Parameter	Conditions		Symbol	Min	Max	Unit
Drain-source Voltage			$V_{DS}$	-	100	V
Gate-source Voltage			$V_{GS}$	-20	20	
Continuous Drain Current (Note 1,2)	Steady-State	$T_A=25^\circ C, V_{GS}=10V$	$I_D$	-	19.9	A
		$T_A=100^\circ C, V_{GS}=10V$		-	14	
Continuous Drain Current (Note 1,3)	Steady-State	$T_C=25^\circ C, V_{GS}=10V, \text{Chip limitation}$		-	233	
		$T_C=100^\circ C, V_{GS}=10V$		-	164	
Pulsed Drain Current	$T_C=25^\circ C, t_p \leq 10\mu s$		$I_{DM}$	-	932	
Maximum Body-Diode Continuous Current	$T_C=25^\circ C$		$I_S$		233	
Avalanche Energy (non-repetitive)	$T_J=25^\circ C, V_G=10V, R_G=25\Omega, L=0.5mH, I_{AS}=44A$		EAS	-	484	mJ
Total Power Dissipation (Note 1,2)	Steady-State	$T_A=25^\circ C$	$P_D$	-	2.7	W
		$T_A=100^\circ C$		-	1.3	
Total Power Dissipation (Note 1,3)	Steady-State	$T_C=25^\circ C$		-	375	
		$T_C=100^\circ C$		-	187	
Junction and Storage Temperature Range			$T_J, T_{STG}$	-55	175	$^\circ C$

### Thermal Resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient (Note 2)	Steady-State	$R_{\theta JA}$	-	55	$^\circ C/W$
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	-	0.4	

### Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJG3D3G10A	F1	YJG3D3G10A	5000	10000	100000	13" reel



# YJG3D3G10A

## ■ Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA, T <sub>J</sub> =25°C	100	-	-	V
		V <sub>GS</sub> =0V, I <sub>D</sub> =10mA, T <sub>J</sub> =25°C	100	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	-	1	μA
		V <sub>DS</sub> =100V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C	-	-	100	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V, T <sub>J</sub> =25°C	-	-	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA, T <sub>J</sub> =25°C	1.3	1.9	2.6	V
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =50A, T <sub>J</sub> =25°C	-	2.7	3.3	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A, T <sub>J</sub> =25°C	-	3.7	5	mΩ
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =50A, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	0.85	1.2	V
Gate Resistance	R <sub>G</sub>	f=1MHz, T <sub>J</sub> =25°C	-	1.1	-	Ω
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, f=1MHz, T <sub>J</sub> =25°C	-	5585	-	pF
Output Capacitance	C <sub>oss</sub>		-	1080	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	28	-	
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =50A, T <sub>J</sub> =25°C	-	110	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	24	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	28.6	-	
Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> =50A, di/dt=100A/μs, V <sub>GS</sub> =0V, V <sub>R</sub> =50V, T <sub>J</sub> =25°C	-	70	-	nC
Reverse Recovery Time	t <sub>rr</sub>		-	55	-	ns
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =50A, R <sub>GEN</sub> =3Ω, T <sub>J</sub> =25°C	-	19	-	ns
Turn-on Rise Time	t <sub>r</sub>		-	56	-	
Turn-off Delay Time	t <sub>D(off)</sub>		-	74	-	
Turn-off Fall Time	t <sub>f</sub>		-	138	-	

Note:

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- The value of R<sub>θJA</sub> is measured with the device mounted on the 40mm\*40mm\*1.1mm single layer FR-4 PCB board with 1 in<sup>2</sup> pad of 2oz. Copper, in the still air environment with T<sub>A</sub>=25°C. The maximum allowed junction temperature of 175°C. The value in any given application depends on the user's specific board design.
- Thermal resistance from junction to soldering point (on the exposed drain pad).



# YJG3D3G10A

## Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics; typical values




Figure 2. Transfer Characteristics; typical values




Figure 3. Capacitance Characteristics; typical values




Figure 4. Gate Charge; typical values




Figure 5. On-Resistance vs. Gate to Source Voltage; typical values




Figure 6. Normalized On-Resistance



# YJG3D3G10A




Figure 7. RDS(on) vs. Drain Current; typical values




Figure 8. Forward characteristics of reverse diode; typical values




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation



# YJG3D3G10A




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

## ■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure B. Gate Charge Test Circuit & Waveform




Figure C. Resistive Switching Test Circuit & Waveform





Figure D. Diode Recovery Test Circuit & Waveform




# YJG3D3G10A


## ■ PDFN5060-8L-B-1.1MM Package information




Top View  
正面视图



Bottom View  
背面视图



Side View  
侧面视图



Suggested Solder Pad Layout  
Top View


SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance:  $\pm 0.10$ mm.
3. The pad layout is for reference purposes only.



## ■ Marking Information



**Note:**

1. All marking is at middle of the product body
2. All marking is in laser printing
3. YJG3D3G10A is part no., YYWW is date code, "YY" is year, "WW" is week
4. Body color: Black



## YJG3D3G10A

---

### Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com> , or consult your nearest Yangjie's sales office for further assistance.